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Analysis of Feedback Predictive Encoder 
Based ADCs 
 
 
 
ABSTRACT:  
Purpose- The purpose of this paper is to present analysis of the feedback predictive encoder 
based ADC (Analog-to-Digital Converter).  
Design/methodology/approach- The use of feedback predictive encoder based ADCs 
presents an alternative to the traditional two stage pipeline ADC by replacing the input 
estimate producing first stage of the pipeline, with a predictive loop that also produces an 
estimate of the input signal.  
Findings- The overload condition for feedback predictive encoder ADCs is dependent on 
input signal amplitude and frequency, system gain and filter order. The limitation on the 
practical useable filter order is set by limit cycle oscillation. A boundary condition is defined for 
determination of maximum useable filter order. In a practical implementation of the predictive 
encoder ADC, the time allocated to the key functions of the gain stage and loop quantizer 
leads to optimisation of the power consumption.  
Originality/value- This paper presents a methodology to optimise the bandwidth of predictive 
encoder ADCs. The overload and stability conditions may be used to determine the maximum 
input signal bandwidth for a given loop quantizer. Optimisation of power consumption based 
on the allocation of time between the gain stage and the SAR ADC operation is investigated. 
The lower bound of power consumption for this architecture is estimated. 
Paper Type- Research Paper 
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1. Introduction & motivation. 
Two step ADCs (Analog-to-Digital Converters) quantize a signal in a series of sequential 
steps, with the 1
st
 stage quantizer resolving a set number of bits 𝑁1 and passing a gained 
residue signal to the 2
nd
 stage which is only required to consist of a quantizer assumed to 
resolve 𝑁2 bits. The block level model of the two stage pipelined ADC is detailed (Figure 1a). 
Typically a sample and hold function precedes the 1
st
 stage quantization and gain functions 
(Hernes et al., 2007). This input sample and hold provides time synchronization between the 
high quality analog sample and the sample processed by the 1
st
 stage quantizer. The exact 
architecture of the 2
nd
 stage is unimportant in the analysis of the two step conversion process 
but does affect the latency of the conversion. With a flash or high speed SAR (successive 
Approximation Register) ADC providing fast conversion (Lee and Flynn, 2010, Van der Goes 
et al., 2014), lower latency for the total conversion may be achieved. The additional number of 
bits is determined by the gain 𝐺 between the stages, therefore the total number of bits 
resolved by the two step ADC 𝑁𝑇𝑜𝑡 is given by,  
 
𝑁𝑇𝑜𝑡 = 𝑙𝑜𝑔2(𝐺) + 𝑁2                                                           (1) 
 
where any additional bits resolved in the first stage provide redundancy, the following 
inequality must hold  
𝑙𝑜𝑔2(𝐺) ≤ 𝑁1.                                                               (2) 
 
The purpose of the path formed by the 1
st
 stage quantizer and DAC (Digital-to-Analogue 
Converter) of the 1
st
 stage is to provide an estimate of the input signal. However in the 
conversion process there is no requirement as to how the estimate is to be generated. An 
alternative predictive encoder based approach to generating the input signal estimate is 
detailed in Harris (1987). In this approach (Figure 1b), the predictive filter may be connected 
in feedback around the 2
nd
 stage quantizer to produce the estimate of the input signal. Firstly 
the predictive estimation allows removal of the 1
st
 stage flash path, however a DAC function is 
still required to convert the prediction estimate to an analog signal. As in the two step ADC 
approach, the DAC providing the input signal estimate must be accurate to the overall system 
level accuracy. Secondly the predictive encoder allows elimination of the front end sample 
and hold as the synchronization between analogue input signal and the estimate is replaced 
by the predictive estimate. This predictive signal compensates for the sample delay in the 
processing through the loop quantizer. However the delay compensation provided by the 
predictor is bandwidth limited which limits the overall input bandwidth of the predictive 
encoder based ADC approach. This approach is therefore classified as oversampled with 
higher order predictors increasing the theoretical input signal bandwidth. 
 
The aim of this paper is the presentation of an analysis for determination of the optimal 
selection of prediction filter order for maximum input bandwidth. The presented approach 
determines the input bandwidth limitations from the quantizer no-overload condition. This 
approach is similar to methods used to determine input-amplitude stability from the class of 
multi-bit converters (Schreier and Temes, 2005), but requires modification for the predictive 
encoder case. This paper is organized as follows; Section 2 compares the relationship of the 
predictive encoder to the sigma delta modulator. Section 3 details the design of digital 
prediction filters for use in the predictive encoder ADC. Section 4 presents the analysis of 
feedback predictive encoder based ADC and determines the no-overload condition for 
maximum input frequency. Consideration is given to the limit cycle oscillatory behavior of the 
feedback configuration in Section 5. System level simulations are detailed in Section 6. A 
practical implementation for the predictive encoder based ADC is presented in Section 7. The 
lower bound for power consumption for this implementation is discussed and a trade off in 
time allocation to circuit blocks allows power consumption to be optimized. Finally conclusions 
are presented in Section 8. 
2.  Relationship to Sigma Delta converters. 
The predictive encoder based ADC is a member of the class of linear predictive and noise 
shaped coders. An encoder (e.g. predictive encoder) is typically used to convert a high 
resolution sampled signal into a coarsely quantized high frequency signal that is robust to 
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noise or interference during transmission. The encoders (Zrilic, 2006) and their associated 
ADCs are detailed in Figure 2.  An encoder also has an associated ADC which converts the 
input signal into a finely quantized output signal, which may be used for digital signal 
processing. The relationship between the predictive encoder and the sigma delta modulator is 
illustrated by the example shown in Figure 3, for a 2
nd
 order system based on a cascade of 
integrators. It is noted that the difference in the block diagram between the sigma delta 
modulator, the predictive encoder and the hybrid system is the position of the input signal S. 
Note that in both the sigma delta modulator and predictive encoder the quantization noise is 
high pass filtered. The result of the positioning of the input signal is that in the predictive 
encoder the input signal is also high pass filtered, whereas in the sigma delta modulator the 
input signal is delayed. Note that a hybrid predictive encoder/ sigma delta modulator structure 
can be produced as shown in Figure 3c. Due to the similarity of their structures the input 
amplitude conditions of predictive encoders and sigma delta modulator may be similarly 
determined in terms of the no-overload condition at the quantizer (Schreier and Temes, 2005, 
Lokken et al., 2006). The determination of the no-overload condition for the predictive 
encoder ADC is detailed in Section 4. 
 
The sigma delta modulator ADC is well known as the most popular type of oversampled data 
converter with excellent figure of merit and power consumption reaching thermal noise limits 
(Dong et al. 2014).  It is important to note however that when the predictive encoder and 
sigma delta modulator based are utilized in an ADC configuration (Figure 2c,2d), there is a 
significant difference in the manner in which additional resolution above that available in the 
loop quantizer is generated. The sigma delta modulator ADC takes advantage of the high 
pass filtering of the quantization noise to increase the effective number of bits in the in-band 
frequency region, a low pass filter is required after the modulator to remove the high pass 
filtered quantization noise. In the predictive encoder ADC case analogously to the two step 
ADC (Figure 1a,b), a gain of the residue 𝑈 between input signal 𝑆 and input estimate 𝑉  is 
used to generate additional bits of resolution. Increasing noise shaping filter order in the 
sigma delta modulator increases converter resolution, this may be also achieved by 
cascading lower order stages (Ali Sadat Noori et al. 2016). While in the predictive encoder 
based ADC increased predictive filter order increases system bandwidth. 
 
While prediction filters may be implemented as a cascade of integrators in the analog domain, 
modern CMOS (Complementary Metal Oxide Semiconductor) technologies make the design 
of high order prediction filters feasible in the digital domain.  
     3.  Prediction filters. 
In order to compensate for the sample time delay which is equivalent to a linearly increasing 
phase lag between the input and estimated input, a prediction filter is connected in feedback 
around the 2
nd
 stage quantizer now referred to as the loop quantizer. The ideal prediction filter 
will have a flat magnitude and increasing phase over the Nyquist bandwidth. The digital 
prediction filters may be derived as an extrapolated form of the Newton’s series or more 
generally from arbitrary high pass filters such as the Chebyshev form (Vaidyanathan,2008). In 
general the digital prediction filter 𝐻𝑃(𝑧) has an associated high pass filter 𝐻𝐻𝑝(𝑧) where  
 
𝐻𝑃  (𝑧) = 1 − 𝐻𝐻𝑝 (𝑧).                                                          (3)                                                                                   
 
Realizable prediction filters have a limited theoretical bandwidth over which there is an 
approximately flat magnitude and linearly increasing phase.  The prediction filter will approach 
its theoretical maximum bandwidth with the selection of higher filter orders. The basic 
Newton’s series predictor (4) and its modified form (5) for prediction of a sample 𝑥(𝑡) at time t, 
may be expressed in terms of binomial expansions for a given filter order n and α is a 
constant in (5). These forms have finite bandwidths of fs/6 and fs/4 respectively,  
 
                                   𝑠(𝑡) = lim𝑛→∞ ∑ (−1)
𝑘+1 (
𝑛
𝑘
) 𝑠(𝑡 − 𝑘𝑇)𝑛𝑘=1 ,              
                                                                                              𝐵𝑊
𝐸𝐹𝐹
≤
𝑓𝑠
6
.                     (4) 
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𝑠(𝑡) = lim
𝑛→∞
∑(−1)𝑘+1(𝑐𝑜𝑠 𝜋𝛼)𝑘 (
𝑛
𝑘
) 𝑠(𝑡 − 𝑘𝑇)
𝑛
𝑘=1
, 
  𝐵𝑊
𝐸𝐹𝐹
≤
𝑓𝑠
4
.                        (5) 
 
Figure 4a details the frequency response of the predictive filter of form (5) with order n = 11. 
The finite region of flat magnitude corresponds to the finite stop band of the associated high 
pass filter shown in Figure 4b. The predictive filter and its associated high pass filter are 
related by (3). The non-flat filter magnitude response limits the effective input bandwidth of 
the ADC. The parameter 𝛼 < 0.5 determines the theoretical maximum bandwidth of the 
prediction filter of the form (5). Increasing the prediction filter order would allow the expected 
theoretical input bandwidth of the prediction filter to be approached. 
4. Predictive encoder ADC quantizer no-overload analysis. 
The predictive encoder ADC resolution is determined by the choice of the inter-stage gain 𝐺 
and the number of bits in the loop quantizer 𝑁2. Referring to the discrete time model in Figure 
5 (ignoring saturation) the Z domain input to the loop quantizer is given by 
 
𝑈(𝑧) = G ∙ 𝐻𝐻𝑝(𝑧)𝑆(𝑧) − 𝐻𝑃(𝑧)𝑄2(𝑧).                                          (6)                                                
 
The signal at the input to the quantizer contains a high pass version of the input and 
predictive filtering of the quantization noise. Therefore if the input signal is within the stop 
band of the high pass filter the 𝐻𝐻𝑝(𝑧)𝑆(𝑧) term will be small, if however the input signal 
enters the pass band of the high pass filter the residue signal amplitude will be increased.  
The 𝐻𝐻𝑝(𝑧)𝑆(𝑧) will be referred to as the prediction error. As this signal is passed through the 
gain block to the quantizer, input frequency as well as input amplitude dependent overload of 
the loop quantizer can occur. The contribution to signal amplitude at the loop quantizer from 
filtered quantization noise 𝐻𝑃(𝑧)𝑄2(𝑧) must also be considered. If a very coarse quantization 
is performed, a large amount of quantization noise which is high pass filtered is produced, 
substantially reducing the signal range available for the input signal.  
 
In order to quantify the maximum input amplitude and frequency for single tone sinusoids, the 
no-overload condition at the loop quantizer must be determined. The variance of the 
quantization noise power at the loop quantizer is determined as 
 
𝜎𝑞
2 =
1
2𝜋
∫ 𝑆𝑞(𝜔)|𝐻𝑃(𝑗𝜔)|
2𝜋
−𝜋
𝑑𝜔,                                               (7) 
                                             
where 𝑆𝑞(𝜔) is the power spectral density of the quantization noise, and is equal to  
 
𝑆𝑞(𝜔) = 𝑞
2 12⁄ .                                                              (8) 
 
From Parseval’s Theorem (7) can be written as               
                          
𝜎𝑞
2 =
𝑞2
12
∑ |ℎ𝑛|
2∞
𝑛=0 ,                                                      (9)  
                                         
where hn are the coefficients of the FIR (Finite Impulse Response) prediction filter 𝐻𝑃. 
 
The variance at the loop quantizer due to the sinusoidal input of amplitude 𝐴, at a single 
frequency 𝜔𝑐 is determined as 
 
𝜎𝑠
2 = 𝐺2
𝐴2
2
∙ |𝐻𝐻𝑝(𝑗𝜔𝑐)|
2
                                                (10) 
 
This term 𝜎𝑠
2 may also be referred to as the prediction error power. Assuming an allowable 
maximum total signal power at the quantizer input (𝐴 =  𝑉𝑟𝑒𝑓 2⁄ ) a condition for maximum 
frequency 𝜔𝑐 of the input sinusoid with amplitude 𝐴 for a given choice of prediction filter, will 
occur when the equality given in (11, 12) is satisfied 
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(𝑉𝑟𝑒𝑓 2⁄ )
2
2⁄ ≥ 𝜎𝑠
2 + 𝜎𝑞
2,                                               (11) 
 
(𝑉𝑟𝑒𝑓 2⁄ )
2
2⁄ ≥ 𝐺2
𝐴2
2
∙ |𝐻𝐻𝑝(𝑗𝜔𝑐)|
2
+
𝑞2
12
∑ |ℎ𝑛|
2∞
𝑛=0 .                            (12) 
 
In practice with 𝑁2 ≥ 5 the noise term is small and the bandwidth is dominated by the 
prediction error term. 
 
Figure 6 details an example of the calculated prediction error power 𝜎𝑠
2 and quantization noise 
power 𝜎𝑞
2 for a predictive encoder based ADC. The predictive error power is observed to 
increase with frequency to become the dominant error source. The associated SINAD (Signal 
to Noise and Distortion Ratio) produced by the predictive encoder based ADC system 
implemented in MATLAB simulink is also shown. It is noted that as the normalised predictive 
error power approaches 0dB the SINAD begins to reduce. The predictive error power is 
normalised relative to a full scale signal at the input of the quantizer.  
 
The inequality of equation (12) is used to determine the theoretical bandwidth performance of 
the predictive encoder based ADC. The effect of increasing filter order on bandwidth (for 
various input amplitudes) is shown in Figure 7, it is noted that increasing filter order increases 
the input signal bandwidth. It is also observed that the bandwidth may be further extended by 
reducing input signal amplitude. It is noted that the maximum achievable bandwidth is set by 
the predictive filter type as detailed in Section 3. 
 
As the gain affects the magnitude of the predictive error at the quantizer input, the trade off 
between bandwidth and resolution (due to increased gain) for a fixed loop quantizer resolution 
is detailed in Figure 8. It is noted that increasing the gain and hence resolution reduces the 
bandwidth of the system. This theoretical analysis based on the no-overload condition for 
predictive encoders suggests that the highest possible order prediction filter should be chosen 
as it maximises system bandwidth, however the use of high order filters increases the 
likelihood of limit cycle behaviour occurring and this is discussed in the following section. 
5. Stability and non-linear behavior. 
In a physically realizable circuit implementation of the predictive encoder ADCs circuit as 
shown in Figure 5, a delay is required in the loop. This may be accomplished by ensuring the 
integrator 𝐿𝑛(𝑧) formed by the prediction filter 𝐻𝑃𝑛(𝑧) (order n) and the positive feedback loop 
is a delaying integrator. The transfer function of the integrator loop is given by, 
 
       𝐿𝑛(𝑧) = 𝐻𝑃𝑛(𝑧) (𝑧 − 𝐻𝑃𝑛(𝑧))⁄ .                                                     (13) 
 
In the linear region of operation of the predictive encoder ADCs (i.e. no saturation) the open 
loop forward gain and phase is determined only from the integrator frequency response and 
quantizer delay. There is no contribution from the ideal gain blocks as the 𝐺 and 1 𝐺⁄  stages 
cancel in the no-saturation case. Figure 9 details the gain and phase plots for the predictive 
encoder ADC system operating in open loop, for various orders of prediction filter of the form 
(5). It is observed that for high order filters the phase lag exceeds -180
0
, potentially enabling 
limit-cycle oscillation to occur during normal operation. A stable limit cycle oscillation may 
occur when the conditions for limit cycle oscillation; -180
0
 phase shift and magnitude = 0dB 
are met. Since the integrator gain |𝐿(𝑗𝜔)| is typically in excess of 0dB (Figure 9), additional 
gain attenuation must occur in the loop to maintain oscillation. The presence of the saturation 
block within the loop (Figure 5) can provide additional compression of the signal at the 
oscillation frequency. In the case of sinusoidal type limit cycle oscillation describing function 
method may be used for the non-linear saturation occurring in the loop (Condon and Hayes 
2014). The describing function (Franklin et al., 2015) of a gain stage with saturation for an 
input signal of amplitude 𝐴 is given by (14).  
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𝑁(𝐴) = {
2𝐺
𝜋
[𝑠𝑖𝑛−1 (
𝑇
𝐺∙𝐴
) + (
𝑇
𝐺∙𝐴
) √1 − (
𝑇
𝐺∙𝐴
)
2
] |𝐺 ∙ 𝐴| > 𝑇
𝐺 |𝐺 ∙ 𝐴| ≤ 𝑇
                             (14) 
 
 
The predictive encoder ADC open loop forward path gain |𝐻𝑓(𝑗𝜔)| in the case saturation at 
the output of gain block is given by 
 
|𝐻𝑓(𝑗𝜔)| = 𝑁(𝐴) ∙ |𝐿𝑛(𝑗𝜔)|/𝐺.                                         (15) 
 
Equation (15) may be used to determine the amplitude of the limit cycle oscillation by setting 
|𝐻𝑓(𝑗𝜔)| to unity. The frequency of oscillation is that at which there is a -180
0
 phase shift 
𝜔 = 𝜔−1800 and the required gain/saturation block input amplitude 𝐴 = 𝐴1 to maintain 
oscillation 
 
|𝐻𝑓(𝑗𝜔−1800)| = 1 = 𝑁(𝐴1) ∙ |𝐿𝑛(𝑗𝜔−1800)|/𝐺.                                        (16) 
 
The value of A1 is not easily determined analytically from (16) as it is a function of the 
describing function 𝑁(𝐴) given by (14). A graphical method is used to determine the 
oscillation amplitude. Figure 10 plots the describing function 𝑁(𝐴) for a range of input 
amplitudes. These are multiplied by the value of the integrator loop gain at the expected 
oscillation frequency  |𝐿𝑛(𝑗𝜔−1800)| for various values of the prediction filter order. The 
particular oscillation amplitude corresponds to where the curve for each filter order crosses 
the unity gain value. Figure 11 plots the theoretical limit cycle oscillation amplitudes against 
the measured values from a MATLAB Simulink model of Figure 5. It is noted that for the filter 
orders (n = 11,12,13) that the measured oscillation frequency is the same (0.25π). This effect 
is observed as the exact oscillation frequency also depends on quantizer uncertainty 
(Engelen and Sarroukh, 1997). The saturation block effectively behaves as a 2 level quantizer 
as the input amplitude to the gain/saturation block increases. For frequencies that are rational 
multiples of the sample rate quantizer uncertainty can cause an additional phase shift. This 
additional phase shift adds to the phase contributions from the integrator and delay and 
allows oscillation to occur at frequencies that are rational multiples of the sample rate. These 
measured oscillation frequencies are close to the expected oscillation frequencies as the 
phase shift introduced due to quantizer uncertainty is small. 
  
For a given prediction filter order n, a boundary condition for no limit cycle oscillation may 
exist which is determined from (15). For no oscillation to occur at the expected oscillation 
frequency, the gain/saturation block should not produce sufficient gain or attenuation such 
that |𝐻𝑓(𝑗𝜔−1800)| = 1 for all possible input amplitudes 𝐴 (to the gain saturation block). The no 
limit cycle oscillation boundary condition will be satisfied when 
 
1 > 𝑁(𝐴) ∙
|𝐿𝑛(𝑗𝜔−1800)|
𝐺
  ∀  𝐴 ∈  [0, ∞] .                                                (17) 
 
From Figure 10, stable predictive encoder based ADCs are identified by a magnitude |𝐻𝑓(𝑗𝜔)| 
not exceeding the unity gain line for all gain saturation block input amplitudes. 
 
In lower order predictive encoder ADCs structures (e.g. n = 7, α = 0.4) the natural oscillation 
will not occur due to sufficiently large phase margin in the integrator frequency response. 
However during the start-up phase or during transient inputs a large signal may occur at the 
input subtraction node that is sufficient to saturate the gain stage output. This mode of 
operation may occur in higher order filters with large signal inputs also. In the predictive 
encoder ADCs case saturation is followed immediately by a sampling stage (loop quantizer). 
The result of this sampling is to alias harmonics of the signal that are greater than the Nyquist 
frequency to in-band frequencies, which are then gained by the integrator. The predictive 
encoder ADCs structure therefore may enter a mode of tracking to the aliased harmonic of 
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the input. An example of this mode of operation is detailed in Figure 12. This mode of 
operation is highly non-linear and the SINAD produced by the predictive encoder ADCs is 
extremely poor. This behavior can easily be forced to occur at large input amplitudes or at 
input frequencies above the expected bandwidth of the predictor. It is important therefore to 
limit input signal amplitude and to provide sufficient anti-alias filtering to the predictive 
encoder ADCs structure to prevent high frequency inputs triggering this mode of operation. 
6. Block level time domain simulations. 
 
A time domain MATLAB Simulink model of the predictive encoder was used to compare 
theoretical results of Section 4 and 5 against simulation. Figure 13 details performance of the 
ADC with increasing filter order for an input amplitude of 0.9 𝑉𝑟𝑒𝑓 2⁄  compared against the 
predicted theoretical result. The theoretical maximum input frequency based on the no-
overload condition of (12) suggests that very high order predictive filters are a preferential 
choice for the predictive encoder based ADC. In comparison the simulated performance of 
the predictive encoder shows a roll off in maximum input bandwidth at a normalized frequency 
of 0.19 𝑓𝑠 2⁄ . This result is explained by the fact that higher order filters may be conditionally 
stable and prone to limit cycle oscillation as detailed in Section 5. 
 
In order to design for maximum bandwidth at a given resolution the results determined in 
Section 4 and Section 5 are applied. As previously seen in Figure 8 increased system gain 
reduces the achievable bandwidth. Therefore when designing a system for a fixed resolution, 
the highest possible number of bits should be chosen for the loop quantizer in order to reduce 
the gain required in the system. Secondly the highest possible order prediction filter that 
yields a stable system should be chosen. This upper limit is determined as detailed in Section 
5, where the boundary condition (17) defines the maximum useable filter order. Figure 14 
details a comparison between two possible 12bit systems, where a 9bit quantizer is available 
with a gain of 8 and a 6bit quantizer is available with a gain of 64. A high prediction filter order 
of 8 is chosen for both cases, which has been determined from the analysis in Section 5 to be 
the maximum achievable prediction filter order (form (5)) that yields a stable loop (Figure 10). 
It is noted from Figure 14 that the system with the larger loop quantizer (N2 = 9) has a 
significant bandwidth advantage. In a circuit level implementation consideration must be given 
to the difficulty of designing low latency quantizers with large numbers of bits and also to high 
speed gain blocks. Considerations for the circuit level implementation of a predictive encoder 
are now discussed. 
 
7. Circuit implementation considerations. 
 
From the simulation results of the previous section it has been determined that a predictive 
encoder ADC system with low values of gain and a large number of bits resolved by the 
quantizer has a significant bandwidth advantage. Figure 15 presents a discrete time 
realization of such a predictive encoder based ADC using CMOS switched capacitor 
technology. The estimated power consumption, implementation issues and advantages are 
discussed for each sub-block. An example system of 12bit resolution operating at 100MHz is 
assumed in order to estimate power consumption and allow comparison to state of the art 
conventional pipeline and SAR ADCs. 
 
(a) Switched capacitor gain stage 
 
The input voltage is initially sampled and gained by a switched capacitor gain stage. 
Subtraction of the predicted input voltage may also be achieved in this stage by utilizing a 
multiplying DAC type stage to combine the sampling capacitor and DAC capacitors as in a 
standard switched capacitor pipeline ADC (Mehr and Singer, 2000). The input gain stage 
must be linear to the required resolution (e.g. 12bits) of the ADC and both the sampled 
thermal noise and the amplifier thermal noise should be designed for levels below Signal to 
Noise Ratio (𝑆𝑁𝑅𝑄) for the quantization noise. For an 𝑁𝑇𝑜𝑡 bit ADC the Root Mean Square 
(RMS) signal voltage is 2𝑁𝑇𝑜𝑡 times the RMS quantization voltage. Steensgaard (2004) gives 
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the Signal to Noise Ratio with respect to thermal noise sources (𝑆𝑁𝑅𝑇), for a fully differential 
input gain stage as 
      
𝑆𝑁𝑅𝑇 =
𝐴
√2
⁄
√
𝑘𝑇
2
(
4
𝐶𝑠𝑎𝑚𝑝𝑙𝑒
+
8
3𝑔𝑚1𝜏𝐵𝑊
)
.            (18) 
 
Where 𝑔𝑚1 is the transconductance of the amplifier first stage, 𝜏𝐵𝑊 is the gain stage time 
constant, 𝜏𝐵𝑊 = 𝐺 2𝜋 ∙ 𝐺𝐵𝑊⁄ , 𝑘 is Boltzmann’s constant, 𝑇 is the temperature, 𝐴 is the 
amplitude of the maximum ADC input signal and GBW is the gain stage amplifier Gain 
Bandwidth. This equation includes noise contributions from both the sampled thermal noise 
(𝑘𝑇 𝐶𝑠𝑎𝑚𝑝𝑙𝑒⁄ ) and the amplifier thermal noise (4𝑘𝑇 3𝑔𝑚1𝜏𝐵𝑊⁄ ). In order to minimize the size of 
the sampling capacitor and therefore the size of the ADC input capacitance seen by the 
external driving circuit, the sampled thermal noise contribution is designed to dominate the 
𝑆𝑁𝑅𝑇.  Considering the gain stage sampled noise contribution with the assumption that the 
amplifier thermal noise contribution is negligible, the RMS noise is set 6dB below the 
quantization noise level, giving 𝑆𝑁𝑅𝑇 = 2
𝑁𝑇𝑜𝑡 2−1⁄ . Substituting this 𝑆𝑁𝑅𝑇 value into (18), the 
size of the sampling capacitor in the gain stage is determined as 
 
𝐶𝑠𝑎𝑚𝑝𝑙𝑒 =
16𝑘𝑇∙22𝑁𝑇𝑜𝑡
(𝐴)2
.     (19) 
 
It is proposed that the gain stage utilises a two stage Miller compensated amplifier with a 
dominant pole, the step response gives a decaying exponential response (Laker and Sansen, 
1994). From this simple model the Gain Bandwidth (GBW) may be determined as 
 
𝐺𝐵𝑊 =
(𝐺+1)∙𝑙𝑛(1 𝜀⁄ )
𝑇𝑎𝑚𝑝2𝜋
,     (20) 
 
where 𝑇𝑎𝑚𝑝 is the settling time of the gain stage and the settling error is 𝜀. The error at the 
gain stage output is required to be less than half an LSB (Least Significant Bit) of the second 
stage quantizer for the maximum signal at the gain stage input (𝐴/2). The ratio of the output 
to the input gives the maximum settling error  𝜀 = 2−𝑁2.  
 
The first stage current 𝐼𝑏𝑖𝑎𝑠1 of the gain stage is set by the design choice to have the total 
amplifier thermal noise level at a lower 𝑆𝑁𝑅𝑇 than the sampled noise contribution. For the 
gain stage thermal noise contribution due to the amplifier, the RMS noise level is set 9dB 
below the quantisation noise of the complete ADC. Therefore substituting 𝑆𝑁𝑅𝑇 = 2
𝑁𝑇𝑜𝑡 2−1.5⁄  
into (18), ignoring the sampled thermal noise contribution and solving for 𝑔𝑚1, the first stage 
amplifier current may then be expressed as 
 
𝐼𝑏𝑖𝑎𝑠1 =
𝑔𝑚1𝑉𝑑𝑠𝑎𝑡1
2
=
8𝑘𝑇∙22(𝑁𝑡𝑜𝑡+1.5)∙𝜋∙𝐺𝐵𝑊∙𝑉𝑑𝑠𝑎𝑡1
3𝐴2𝐺
,     (21) 
 
where 𝑉𝑑𝑠𝑎𝑡1is the overdrive bias voltage for the differential pair transistors. 
 
As the gain stage uses a two stage topology, it is recommended that the pole frequency is set 
to three times the GBW in order for the gain stage to be stable and have a phase margin 
greater than 60
0
 (Laker and Sansen, 1994). The frequency of the output pole 
𝑔𝑚2
2𝜋𝐶𝐿
′⁄ , which 
is dependent on the second stage transconductance and load capacitance, determines the 
second stage current consumption 
 
𝐼𝑏𝑖𝑎𝑠2 =
𝑔𝑚2𝑉𝑑𝑠𝑎𝑡
2
=
6𝜋𝐺𝐵𝑊𝐶𝐿
′𝑉𝑑𝑠𝑎𝑡2
2
,    (22) 
 
where 𝑉𝑑𝑠𝑎𝑡2is the overdrive bias voltage for the output transistor, 𝑔𝑚2 is the transconductance 
of the amplifier second stage. The total load capacitance 𝐶𝐿
′ is given by 
 
𝐶𝐿
′ = 2𝑁2−1𝐶𝑠𝑎𝑟_𝑢𝑛𝑖𝑡 +
𝐶𝑠𝑎𝑚𝑝𝑙𝑒
𝐺
+ 𝐶𝑎𝑚𝑝_𝑝𝑎𝑟𝑎,                               (23) 
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where 2𝑁2−1𝐶𝑠𝑎𝑟_𝑢𝑛𝑖𝑡 is the total input capacitance of the second stage quantizer, 𝐶𝑠𝑎𝑟_𝑢𝑛𝑖𝑡 is 
defined in (A2), 𝐶𝑆𝑎𝑚𝑝𝑙𝑒 is defined in (19) and 𝐶𝑎𝑚𝑝_𝑝𝑎𝑟𝑎 is the parasitic MOSFET (Metal Oxide 
Semiconductor Field Effect Transistor) device capacitance of the gain stage. The sum of the 
determined bias currents allows the power consumed by the gain stage to be approximated 
for a supply voltage of 𝑉𝐷𝐷 
 
𝑃𝑎𝑚𝑝 = 2.2(𝐼𝑏𝑖𝑎𝑠1 + 𝐼𝑏𝑖𝑎𝑠2)𝑉𝐷𝐷.                        (24) 
 
The 2.2 factor is due to a factor of 2 for multiple current branches in a fully differential 
amplifier circuit and includes an allowance of 20% current overhead for additional bias 
circuitry in the amplifier. 
 
(b) SAR ADC 
 
Subtracting the DAC voltage from the input sample creates a residue voltage which is gained 
and passed to the second quantizer stage. The second quantizer stage is used for fine 
quantization (9 bits). Using a flash ADC as the second quantizer would increase the system 
power consumption as a flash ADC’s power doubles for bit each increase in resolution. A 
switched capacitor SAR offers a method of achieving the required fine quantization with low 
power consumption (Kull et al.,2013, Liu et al., 2010).  
 
Previously Murmann (2012) analysed the power consumed by a SAR ADC by separating it 
into three components: the capacitor DAC (𝑃𝐶𝑎𝑝_𝑑𝑎𝑐); the digital logic (𝑃𝑙𝑜𝑔𝑖𝑐); and the 
comparator. Murmann’s analysis looked at the minimum energy achievable by a SAR ADC, in 
contrast this analysis looks at the power consumed by a high speed or low latency SAR. In 
this paper the comparator power is further separated into the power consumed by the 
comparator latch (𝑃𝑐𝑜𝑚𝑝_𝑙𝑎𝑡𝑐ℎ) and preamplifier stages (𝑃𝑐𝑜𝑚𝑝_𝑝𝑟𝑒𝑎𝑚𝑝), the SAR ADC power can 
be calculated as the sum of the powers of the SAR sub-blocks 
 
𝑃𝑆𝐴𝑅 = 𝑃𝑐𝑎𝑝_𝑑𝑎𝑐 + 𝑃𝑙𝑜𝑔𝑖𝑐 + 𝑃𝑐𝑜𝑚𝑝_𝑙𝑎𝑡𝑐ℎ + 𝑃𝑐𝑜𝑚𝑝_𝑝𝑟𝑒𝑎𝑚𝑝.  (25) 
 
All of these blocks except the preamplifier are dynamic blocks so the energy 𝐸 required to 
switch them is of the general form 
 
 𝐸 =
1
2
𝐶𝑉𝐷𝐷
2 .      (26) 
 
This is the energy to charge or discharge a capacitor C which can be a capacitor DAC or logic 
load and 𝑉𝐷𝐷 is the supply voltage. The SAR implementation proposed in this work utilises a 
set and down switching scheme as described in Liu et al. (2010). This scheme has a DAC 
with 𝑁2 − 1 binary weighted capacitors instead of the 𝑁2 binary weighted capacitors as found 
in a conventional DAC implementation. The power consumption of the 𝑁2 − 1 capacitor DAC 
is determined to be dependent on the number of capacitor switching events (𝑁2 − 1) and the 
total SAR capacitance. 
 
𝑃𝑐𝑎𝑝_𝑑𝑎𝑐 =
1
2
𝑓𝑠 ∑ 2
(𝑁2−1−𝑖)𝐶𝑠𝑎𝑟_𝑢𝑛𝑖𝑡𝑉𝑟𝑒𝑓
2𝑁2−1
𝑖=1 ,     (27) 
 
where 𝑉𝑟𝑒𝑓 is the reference voltage supplied to the ADC, and 𝑓𝑠 is the ADC sample rate. The 
size of SAR unit capacitance 𝐶𝑠𝑎𝑟_𝑢𝑛𝑖𝑡 is fixed by the minimum of feature size or thermal noise. 
This is further discussed in the appendix. The logic power 𝑃𝑙𝑜𝑔𝑖𝑐 is based on a 100fF load 
capacitance which is switched every time a comparator bit is processed 
 
𝑃𝑙𝑜𝑔𝑖𝑐 =
1
2
𝐶𝑙𝑜𝑔𝑖𝑐𝑉𝐷𝐷
2 𝑁2𝑓𝑠.     (28) 
 
The comparator latch power is due to the charging and discharging of capacitors and is given 
by (Razavi, 2015) as 
 
𝑃𝑐𝑜𝑚𝑝_𝑙𝑎𝑡𝑐ℎ = (2𝐶𝑝 + 𝐶𝑜𝑢𝑡) 𝑉𝐷𝐷
2 𝑁2𝑓𝑠,    (29) 
10 
 
where 𝐶𝑝 is an internal capacitor in the comparator and 𝐶𝑜𝑢𝑡 is the capacitance at the output 
of the comparator.  The power in preamplifier stages of the comparator is determined by the 
overall gain 𝐺𝑝𝑟𝑒𝑎𝑚𝑝 in the preamplifier  
 
𝑃𝑐𝑜𝑚𝑝_𝑝𝑟𝑒𝑎𝑚𝑝 =
𝐺𝑝𝑟𝑒𝑎𝑚𝑝
𝐺𝑠𝑡𝑎𝑔𝑒
∙ 𝑃𝑠𝑡𝑎𝑔𝑒 ,    (30) 
 
where 𝐺𝑠𝑡𝑎𝑔𝑒 is the gain per preamplifier stage and 𝑃𝑠𝑡𝑎𝑔𝑒 is the power consumed by each 
stage. As detailed in the appendix (equation (A7)), the preamplifier gain is determined by the 
allocated SAR conversion time.   
 
 
(c) Digital Prediction Filter 
 
The quantized residue is passed to the filter stage. Unlike a conventional sigma delta ADC 
where the noise shaping filter is always implemented in the analog domain (Zrilic, 2006), it is 
possible to have a digital implementation of the filter in the predictive encoder approach. This 
is an advantage in low geometry CMOS process where the power consumption of high speed 
digital logic is low. Synthesis of an 8
th
 order FIR filter with coefficients quantized to 9bits leads 
to a power consumption of 1mW in 90nm CMOS technology. 
 
(d)  Feedback DAC 
 
The final block in the predictive encoder ADC is the switched capacitor feedback DAC where 
the digital output of the predictive filter is converted back to a voltage. The DAC in Figure 15 
operates the same as in a pipeline ADC (Cline and Gray, 1996). The sampling capacitor and 
the feedback capacitor DAC share the same array of capacitors; the total sampling/DAC 
capacitor size is set by sampling noise requirements. The operation is as follows: firstly the 
input signal is connected to the capacitor DAC; sampling occurs when the switches open at 
the end of phase 𝜑1; during 𝜑2 the feedback DAC switches connect either +𝑉𝑟𝑒𝑓 or −𝑉𝑟𝑒𝑓 to 
the capacitors and settling of the DAC occurs. 
 
The primary source of power consumption in the DAC is the energy to charge and discharge 
the capacitors (form given by equation (26)). The DAC capacitors sample the input signal 
level and the DAC input code tracks the input signal due to the prediction filter. The worst 
case charging condition occurs when the DAC is processing a sample with the input signal at 
the common mode level 𝑉𝑐𝑚 = (𝑉𝑟𝑒𝑓+ + 𝑉𝑟𝑒𝑓−) 2⁄ , where 𝑉𝑟𝑒𝑓+ = 𝑉𝑐𝑚 + 𝑉𝑟𝑒𝑓 2⁄  and 𝑉𝑟𝑒𝑓− =
𝑉𝑐𝑚 − 𝑉𝑟𝑒𝑓 2⁄ . In this worst case half the capacitors must switch from to 𝑉𝑐𝑚 to 𝑉𝑟𝑒𝑓+ and the 
other half must switch to 𝑉𝑟𝑒𝑓−. The energy required for this operation is 
 
𝐸𝐷𝐴𝐶 =
1
2
𝐶𝑠𝑎𝑚𝑝𝑙𝑒
2
(𝑉𝑟𝑒𝑓+ − 𝑉𝑐𝑚)
2
+
1
2
𝐶𝑠𝑎𝑚𝑝𝑙𝑒
2
(𝑉𝑐𝑚 − 𝑉𝑟𝑒𝑓−)
2
.   (31) 
 
The reference voltage 𝑉𝑟𝑒𝑓 has a magnitude equal to 𝐴 the amplitude of the maximum 
differential signal at the ADC input 
 
|𝑉𝑟𝑒𝑓+ − 𝑉𝑐𝑚| = |𝑉𝑟𝑒𝑓− − 𝑉𝑐𝑚| =
𝐴
2⁄ .                (32) 
 
To convert energy to power the energy is multiplied by the sampling frequency 𝑓𝑠. A fully 
differential implementation is used so the power consumed due to the two DACs is 
 
𝑃𝐷𝐴𝐶 = 2𝐸𝐷𝐴𝐶 𝑓𝑠 =
𝐶𝑠𝑎𝑚𝑝𝑙𝑒𝐴
2𝑓𝑠
4
.                            (33) 
 
A circuit realisation would require internal or external reference buffers to charge the DAC but 
estimation of the reference buffer power is not considered in this lower bound power 
estimation. 
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(e) System Timing & Power 
 
The ADC consists of only one loop and is not pipelined so all the signal processing must 
occur within one clock period. Equation (34) below describes the block processing delays 
which must all take place in one clock period 𝑇𝑐𝑙𝑜𝑐𝑘 , 
  
𝑇𝑐𝑙𝑜𝑐𝑘 = 𝑇𝑎𝑚𝑝 + 𝑇𝑠𝑎𝑟 + 𝑇𝑓𝑖𝑙𝑡 + 𝑇𝑑𝑎𝑐 .                                                      (34) 
 
Where 𝑇𝑓𝑖𝑙𝑡  and 𝑇𝑑𝑎𝑐   are the propagation times of the digital prediction filter and DAC 
respectively. The digital prediction filter logic is designed to have a minimal propagation time. 
The DAC capacitors settle at the same time as the gain stage so the DAC propagation delay 
included is only the delay due to the DAC logic and is therefore also short. Consequently the 
propagation delay of the loop is dominated by the sum of the gain stage settling and the SAR 
ADC propagation times. Therefore a key design consideration of the design of the system is 
the allocation of the fraction of the available times between the two blocks in order to 
minimise the total overall power consumption.  
 
As a representative case study example, a 100MS/s sample rate  
𝑓𝑠 and 10ns clock period 𝑇𝑐𝑙𝑜𝑐𝑘 is chosen for the predictive encoder ADC. It is assumed that 
2ns of the clock period is occupied by the digital prediction filter and DAC propagation times. 
The remaining 8ns may be therefore allocated between the gain stage and SAR ADC. 
 
Based on the equations (24) and (27-30) the gain stage and SAR ADC power may be 
determined for given fractions of the remaining 8ns of the clock period. In this analysis the 
variable values used are detailed in Table 1, these values are based on expected parameters 
from a modern nanometre scale CMOS technology. 
 
Variable Name Value 
T 300K 
k 1.38×10
-23
 m
2
 kg s
-2
 K
-1
 
𝑁𝑇𝑜𝑡 12 bits 
𝑁1 3 bits 
𝑁2 9 bits 
𝑓𝑠 100MHz 
𝐺 8 
𝑉𝐷𝐷 1V 
A 0.8V 
 𝑉𝑑𝑠𝑎𝑡 0.15V 
𝑉𝑟𝑒𝑓 0.8V 
𝐶𝑚𝑖𝑛 1fF 
𝐶𝑎𝑚𝑝_𝑝𝑎𝑟𝑎 200fF 
𝐶𝑙𝑜𝑔𝑖𝑐 100fF 
𝐶𝑝 20fF 
𝐶𝑜𝑢𝑡 50fF 
𝑅𝑠𝑤 1kΩ 
𝐺𝑠𝑡𝑎𝑔𝑒 2 
𝑇𝑐𝑜𝑛𝑣_𝑎𝑣 5 
𝑃𝑠𝑡𝑎𝑔𝑒 1mW 
𝑡0 10.5ps* 
𝜏𝑐𝑚𝑝 4.65ps* 
𝑇𝑙𝑜𝑔𝑖𝑐 20ps 
 
 Table 1. Summary of variable values. *measured by Kull et al (2013). 
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The results are plotted in Figure 16. On the left side region of the figure the allocated SAR 
conversion time is maximised and power consumption is consequently dominated by the gain 
stage. This occurs as the gain stage bandwidth increases in order to achieve faster settling. 
On the right side of the Figure 16, the gain stage settling time is maximised, its power 
consumption is reduced and the SAR power consumption now dominates total power. The 
reduction in the SAR propagation times can only be achieved by adding power consuming 
pre-amplification gain stages to the comparator.  The logarithmic relationship between 
preamplifier gain and comparator settling time as detailed in equation (A5), causes the rapid 
increase in the SAR ADC power consumption as additional gain is added as settling time is 
reduced. It is observed from figure 16 that the optimal system power consumption is found 
when 6ns are allocated to the amplifier and 2ns are allocated to the SAR ADC. The estimated 
power consumption for the predictive ADC system blocks using optimal allocation of the 
propagation times for the gain stage and SAR ADC are detailed in Figure 17. It is noted that 
this figure provides a lower bound for power consumption for the predictive encoder based 
architecture. The trade off in power consumption based on allocation of time between the gain 
stage settling time and the SAR ADC operation is a key consideration for a transistor level 
implementation of the predictive encoder architecture.  
8. Conclusions. 
This paper has demonstrated that feedback predictive based encoder ADCs have limited 
input frequency ranges for given input amplitudes. The input bandwidth may be maximized by 
appropriate selection of filter order, choice of system gain and loop quantizer resolution. The 
predictive based encoder ADC structure has a similar no-overload condition to the sigma 
delta modulator ADC, but is dominated by prediction error rather than quantization noise. The 
overload condition is both input amplitude and input frequency dependent.  Limit cycle 
oscillation may occur with the use of higher order filters in predictive encoder ADC 
configurations, however with appropriate selection of prediction filter order the phase margin 
of the resulting integrator should be sufficient to avoid limit cycle oscillations. A switched 
capacitor based realization of the predictive encoder is proposed. Optimisation of power 
consumption based the allocation of time between the gain stage and the SAR ADC operation 
is investigated and the lower bound of power consumption for this architecture is estimated.  
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Appendix 
The purpose of this appendix is the determination of two results that are necessary for 
calculation of the power consumption of the SAR ADC as discussed in Section 7(b). Firstly 
the settling time for the SAR DAC capacitor array based on the minimum size of the SAR 
capacitor is determined. Secondly an expression for comparator settling time is determined. 
The required comparator preamplifier gain to achieve settling within a given time specification 
may be used to estimate the SAR comparator power consumption.  
 
(a) SAR DAC capacitor array setting time.  
 
The minimum SAR DAC capacitance 𝐶𝑠𝑎𝑟_𝑚𝑖𝑛 is calculated to be the total amount of DAC 
capacitance required to keep the thermal noise 12dB below the quantisation noise floor 
(𝑆𝑁𝑅𝑇 = 2
𝑁2 2−2⁄ ) of the SAR ADC  
 
𝐶𝑠𝑎𝑟_𝑚𝑖𝑛 = 4𝑘𝑇 ∙ 2
2(𝑁2+2) ∙
1
𝐴2
.    (A1) 
 
The SAR unit capacitor 𝐶𝑠𝑎𝑟_𝑢𝑛𝑖𝑡 is calculated to be the largest of either 𝐶𝑠𝑎𝑟_𝑚𝑖𝑛 divided by 
2𝑁2−1 or the smallest unit capacitor achievable in a given process technology 𝐶𝑚𝑖𝑛 
 
𝐶𝑠𝑎𝑟_𝑢𝑛𝑖𝑡 = 𝑚𝑎𝑥 ((128𝑘𝑇 ∙ 2
𝑁2 ∙
1
𝐴2
) , 𝐶𝑚𝑖𝑛).   (A2) 
 
It is assumed that the SAR capacitor DAC can be trimmed to achieve the desired matching 
and the minimum size is not limited by device mismatch. The analysis of the SAR capacitor 
DAC settling time assumes that the DAC switches are small so they can be easily driven by 
logic and don’t require multiple buffers which would increase the propagation delay. The 
switch resistance 𝑅𝑠𝑤 and the capacitor require a certain number of RC time constants to 
settle to the voltage level of half a SAR LSB. For the MSB (Most Significant Bit) half of the 
capacitance is switched and the capacitance reduces by two for each subsequent bit. As a 
simplification it is assumed that only the switched caps have to settle, in reality the entire 
capacitor bank has to settle but for a smaller voltage step. The total SAR DAC capacitor array 
settling time 𝑇𝐶𝑎𝑝_𝑠𝑒𝑡𝑡𝑙𝑒 can be written as a summation  
 
𝑇𝑐𝑎𝑝_𝑠𝑒𝑡𝑡𝑙𝑒 = ∑ 𝑅𝑠𝑤2
𝑁2−𝑖−1𝐶𝑆𝑎𝑟_𝑢𝑛𝑖𝑡 ln 2
𝑁2+1−𝑖𝑁2−1
𝑖=1 .   (A3) 
 
 
(b) Comparator settling time & preamplifier gain.  
 
Consider a time 𝑇𝑆𝐴𝑅 is allocated for the SAR conversion, during which the 𝑁2 bit SAR ADC 
must complete 𝑁2 comparator decisions, and 𝑁2-1 SAR capacitor DAC switching and settling 
events. The complete SAR conversion time may therefore be expressed as 
 
𝑇𝑆𝐴𝑅 = 𝑇𝑐𝑎𝑝_𝑠𝑒𝑡𝑡𝑙𝑒 + [𝑇𝑐𝑜𝑚𝑝 + 𝑇𝑙𝑜𝑔𝑖𝑐]𝑁2    (A4) 
 
where 𝑇𝐶𝑎𝑝_𝑠𝑒𝑡𝑡𝑙𝑒 is determined by (A3), 𝑇𝑐𝑜𝑚𝑝 is the time for a single comparator decision and 
𝑇𝑙𝑜𝑔𝑖𝑐 is the digital logic propagation delay for processing a single comparator decision. The 
logic time 𝑇𝑙𝑜𝑔𝑖𝑐 is the digital propagation time which is determined by the CMOS process 
technology chosen and is assigned a fixed value in this analysis.  
 
The comparator is assumed to be a dynamic type comparator or Strong-Arm latch as 
described in Razavi, (2015). Use of this structure allows the option of including wideband pre-
amplification stages at the input to speed up the overall comparator decision time. The 
comparator preamplifier gain increases the latch input voltage. This increased voltage means 
less latch time constants are required for the comparator to correctly resolve the input voltage 
to the required precision of the SAR DAC. The comparator preamp stages are wideband 
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stages which provide small linear gain 𝐺𝑝𝑟𝑒𝑎𝑚𝑝. A result for the comparator decision time is 
derived in Kull et al., (2013), 
 
𝑇𝑐𝑜𝑚𝑝 = 𝑡0 + 𝜏𝑐𝑚𝑝|ln(𝑉𝑖𝑐𝑚𝑝 ∙ 𝐺𝑝𝑟𝑒𝑎𝑚𝑝)|, 
 
= 𝑡0 + 𝜏𝑐𝑚𝑝(|ln(𝑉𝑖𝑐𝑚𝑝)| − ln(𝐺𝑝𝑟𝑒𝑎𝑚𝑝)),       {  𝑉𝑖𝑐𝑚𝑝 < 1, 𝐺𝑝𝑟𝑒𝑎𝑚𝑝 > 1  
    (A5) 
 
where 𝑡0 is the fixed time of the integrating gain stage of the dynamic comparator, 𝜏𝑐𝑚𝑝 is the 
latch time constant, 𝑉𝑖𝑐𝑚𝑝 is the comparator input voltage and 𝐺𝑝𝑟𝑒𝑎𝑚𝑝 is the preamplifier gain. 
Values for the constants 𝑡0 and 𝜏𝑐𝑚𝑝 measured by Kull et al., (2013) for a modern nanometre 
CMOS technology are also used in this analysis. In order to further simplify the expression 
(A5) and remove the unknown varying quantity 𝑉𝑖𝑐𝑚𝑝, the result of Waters et al. (2015) is 
used. It is demonstrated that for a 10bit asynchronous (self-timed) SAR a total conversion 
time of less than 50𝜏𝑐𝑚𝑝 achieves a signal to metastability to error ratio (SMR) of 70dB. This 
result sets an upper bound on the average number of time latch constants required by the 
comparator without pre-amplification (𝐺𝑝𝑟𝑒𝑎𝑚𝑝 = 1) for each conversion. For each 
comparator bit decision this is equal to an average number of latch time constants 𝑇𝑙𝑎𝑡𝑐ℎ_𝑎𝑣 =
𝜏𝑐𝑚𝑝|𝑙𝑛(𝑉𝑖𝑐𝑚𝑝)| = 5𝜏𝑐𝑚𝑝. Substituting for 𝜏𝑐𝑚𝑝𝑙𝑛(𝑉𝑖𝑐𝑚𝑝) in (A5), leads to the expression  
 
𝑇𝑐𝑜𝑚𝑝 = 𝑡0 + (𝑇𝑙𝑎𝑡𝑐ℎ_𝑎𝑣 − 𝜏𝑐𝑚𝑝 ln(𝐺𝑝𝑟𝑒𝑎𝑚𝑝)), 1 < 𝐺𝑝𝑟𝑒𝑎𝑚𝑝 < 𝑒
𝑇𝑙𝑎𝑡𝑐ℎ_𝑎𝑣  (A6) 
 
Adding preamplifier gain now acts to reduce the overall comparator decision time. It is 
assumed that the preamp stages have minimal delay. Re-arranging and substituting (A4) 
gives the expression for the required preamplifier gain to achieve conversion within a 
specified SAR conversion time 𝑇𝑆𝐴𝑅  
 
𝐺𝑝𝑟𝑒𝑎𝑚𝑝 = 𝑒
(𝑇𝑐𝑎𝑝_𝑠𝑒𝑡𝑡𝑙𝑒−𝑇𝑆𝐴𝑅+(𝑇𝑙𝑜𝑔𝑖𝑐+𝑡0+𝑇𝑙𝑎𝑡𝑐ℎ_𝑎𝑣)𝑁2) (𝜏𝑐𝑚𝑝𝑁2)⁄ .                     (A7) 
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Figure 1.  Equivalent quantizing systems with both providing input tracking. (a) 2 stage 
Pipeline ADC. (b) Predictive encoder ADC.  
 
 
17 
-
S(z) Y(z)
HP(z)
(a)
-
S(z) Y(z)
HNS(z)
(b)
-
-
S(z)
Y(z)
HP(z)
(c)
-
S(z)
Y(z)
HNS(z)
(d)
-
HLPF(z) Y(z)
Encoders ADCs
 
 
Figure 2. Encoders: (a) Predictive, (b) Sigma Delta Modulator. ADCs: (c) Feedback 
Predictive, (d) Sigma Delta.  
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Figure 3. Relationship between Predictive Encoder and Sigma delta modulator, shown for a 
2
nd
 order cascade of integrators structure. 
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  (a)                                                (b) 
 
Figure 4.  (a) Prediction Filter 𝐻𝑝 (form (5)) magnitude and phase response, n = 11, α = 0.4. 
(b) Associated high pass filter magnitude and phase response (𝐻𝐻𝑝 = 1 − 𝐻𝑝). 
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Figure 5.  Predictive Encoder discrete time equivalent 
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Figure 6. SINAD, Noise and prediction error power variation, n = 7, 𝐴 = 0.9, α = 0.4,  𝐺= 8, N2 
= 6. 
 
 
 
Figure 7.  Normalized input frequency vs predictive filter order (filter form (5)), α = 0.4, for 
varying values of input amplitude 𝐴, (𝐺 = 8, N2 = 9). 
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Figure 8.  Normalized input frequency vs System Resolution (Increasing Gain) for filters of 
form (5), α = 0.4, for varying values of filter order n. N2 = 9. 
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Figure 9. Predictive encoder ADC open loop gain and phase, predictive filter form (5), orders 
n = 7 to 13, α = 0.4 
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Figure 10. Forward path magnitude at expected oscillation frequency versus Gain/Saturation 
block input amplitude for various prediction filter orders n.  
 
 
Figure 11. Theoretical & Measured Oscillation Frequency versus Oscillation Amplitude at 
input to Gain/Saturation block.  
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Figure 12.  Harmonic Mode operation, predictive filter (form (5)), n = 7, 𝐴= 0.5, α = 0.4. fIN = 
0.7060 π rad/sample. Aliased 1
st
 harmonic peak observed at π 0.12 rad/sample. 
 
 
 
Figure 13.  Normalized input frequency vs predictive filter order (form (5)): Theory (14) vs 
Simulink model results. (𝐴 = 0.9, N2 = 9, 𝐺= 8, α = 0.4). 
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Figure 14. Comparison of SINAD sweeps for two predictive encoder 12bit ADCs with different 
quantizer sizes and gains for the same stable filter order (n = 8). 
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Figure 15. Discrete time circuit level realisation of the predictive encoder based ADC. 
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Figure 16. Power Tradeoff of Total Gain Stage and SAR ADC Power versus allocated time 
 
 
Figure 17.  Estimated power consumption for each of the predictive encoder based ADC sub-
blocks in Figure 15. 
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